Celoxica Delivers Advanced Synthesis Technology for SystemC; Agility Compiler Delivers ESL Implementation Flow for SoC Prototyping and Verification

ABINGDON, England—(BUSINESS WIRE)—Feb. 14, 2005— Celoxica, the leading provider of C-based Electronic System Level (ESL) behavioral design and synthesis solutions, today announced it is shipping Agility Compiler for SystemC to customers. The tool includes an array of advanced system design capabilities for the synthesis of SystemC models to hardware. The tool produces IEEE compliant RTL descriptions as input to popular ASIC/SoC synthesis flows, and generates gate-level EDIF netlists for high density programmable logic devices.

With Agility Compiler, designers can produce working silicon from SystemC models much earlier in the design flow, accelerating system verification and SoC prototyping. The direct path from SystemC to hardware closes a critical gap in the ESL design flow for successful SoC design from system-level models.

Agility Compiler synthesizes a complete hardware system with no artificial limitations on design hierarchy, structure, timing or interfaces. Agility Compiler advanced synthesis technology supports multi-million gate designs, multiple blocks and multiple clock domains, easily beating the results of entry-level behavioral synthesis tools that restrict designers to small, single block, single clock domain designs. In addition, Agility Compiler synthesis extracts accurate timing and physical design metrics to support fast cycle accurate simulation and test bench generation for system verification.

Early SoC prototypes

By allowing SystemC Transaction Level Models (TLM) to be automatically synthesized to RTL descriptions or FPGA netlists, system models are realized in FPGA based SoC prototypes much earlier in the design flow.

"Agility Compiler drastically reduces the risk inherent in complex SoC design and enables designs to be turned around to meet a much shorter market window," said Jeff Jussel, vice president of marketing for Celoxica. "The ability to synthesize from transaction level models tightens the link between the algorithm specifications, the system verification software, and the end hardware."

Agility Compiler's synthesis is driven from pure, standard compliant SystemC descriptions. By avoiding the use of proprietary descriptions or linked constraints, the synthesizable SystemC code remains standard compliant and portable for model and IP reuse. Agility Compiler is fully compliant with the OSCI standard SystemC synthesizable subset.

The Agility Compiler gate-level synthesis supports very high-density FPGA devices, such as Altera's Stratix II and Virtex 4 from Xilinx with advanced synthesis features such as re-timing, fine-grained logic sharing, rewriting and automatic tree balancing. This direct synthesis support enhances Agility Compiler's applicability to SoC prototyping, accelerated verification and rapid system implementation.

About Celoxica

An innovator in Electronic System Level (ESL) design, Celoxica supplies the design tools, boards, IP and services that enable the next generation of advanced electronic product design. Celoxica technology raises design abstraction to the algorithm level, accelerating productivity and lowering risk and costs by generating semiconductor hardware directly from C-based software descriptions. Adding to a growing installed base, Celoxica provides the world's most widely used C-based behavioral design and synthesis solutions to companies developing semiconductor products in markets such as consumer electronics, defense and aerospace, automotive, industrial and security. For more information, visit: www.celoxica.com.

Celoxica and the Celoxica logo are trademarks of Celoxica, Ltd. All other brand names and product names are the property of their respective owners.

Celoxica Ltd.
Jeff Jussel, 512-795-8170
jeff.jussel@celoxica.com
 or
VitalCom Marketing & PR
Karen Tyrrell, 650-366-8212 ext. 204
Karen@vitalcompr.com
 or
Neesham PR
Allan Edwards, +44-1442-879-222
allane@neesham.co.uk